drevil

Vectorization and Loop Optimization Vectorization detects patterns of sequential data accesses by the same instruction and transforms the code for SIMD execution, including use of the SSE, SSE2, and SSE3 instruction sets. Processor-Specific Optimization The following optimization switches enable the compiler to generate optimized and specialized code for a specific processor and allow the compiler